Refine Search

Search Results -

Term	Documents
"4942525"	16
4942525S	0
COMPLET$4	0
COMPLET	24
COMPLETABLE	5
COMPLETD	1
COMPLETE	55452
COMPLETEA	4
COMPLETED	19188
COMPLETEDA	1
COMPLETEDLY	1
(4942525.PN. AND COMPLET$4).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	1

There are more results than shown above. Click here to view the entire set.

Database: US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search: L56

Refine Search

Recall Text Clear Interrupt

Search History

DATE: Wednesday, July 19, 2006 Printable Copy Create Case

Set Name side by side	Query	Hit Count	Set Name result set

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L56	4942525.pn. and complet$4	1	L56
L55	L54 and retir$7	0	L55
L54	4942525.pn. and (branch$4 or dependen$5 or conflict$3 or contend$3 or comptet$4)	2	L54
L53	4942525.pn. and (dependen$5 or conflict$3 or contend$3 or comptet$4)	0	L53
L52	4942525.pn. and (conflict$3 or contend$3)	0	L52
L51	l3 and (conflict$3 or contend$3)	2	L51
L50	L49 not l44	140	L50
L49	L47 not l43	140	L49
L48	L47 not l44	178	L48
L47	L46 and l11	329	L47
L46	L39 and (instruction$1 or operand$1 or opcod$3) near7 (fifo$1 or buffer$1)	459	L46

DB=USPT; PLUR=YES; OP=OR

L45	L39 and (instruction$1 or operand$1 or opcod$3) near7 (fifo$1 or buffer$1)	392	L45

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

L44	L43 not l41	173	L44
L43	L39 near45 (instruction$1 or operand$1 or opcod$3) near7 (fifo$1 or buffer$1)	220	L43
L42	L39 near45 (instruction$1 or operand$1 or opcod$3) and buffer$1	319	L42
L41	L39 near45 (instruction$1 or operand$1 or opcod$3) and buffer$1 near12 stage$3	80	L41
L40	L39 near15 (instruction$1 or operand$1 or opcod$3) and buffer$1 near12 stage$3	80	L40
L39	allocat$7 near15 depende$5	3819	L39
L38	4942525.pn. and depend$5	1	L38
L37	l33 not l34	11	L37
L36	l34 not l35	59	L36
L35	L33 and allocat$7 near15 depende$5	48	L35
L34	L33 and allocat$7	107	L34
L33	L32 and decod$5 near8 (concurrent$3 or simultaneous$3 or parallel$5)	118	L33
L32	(reorder$4 or rearrang$7) and l23	434	L32
L31	l3 and complet$3	1	L31
L30	L27 and l12	98	L30
L29	nd L28	960399	L29
L28	L27 l12	3887	L28
L27	retir$7 near12 tempor$7 near4 (buffer or register$1 or stor$5)	158	L27
L26	5481734.pn. and retir$7	0	L26
L25	retir$7 and l3	0	L25
L24	retir$7 and l9	3	L24

L23	prefetch$5 near12 (buffer$1 or fifo$1)	3094	L23
DB=PGPB,USPT; PLUR=YES; OP=OR			
L22	l5 and l17	1	L22
L21	l5 and l16	0	L21
L20	l5 and l13	24	L20
L19	l5 and l12	50	L19
L18	l5 and l11	85	L18
L17	(718/102-108)![CCLS]	4082	L17
L16	(717/159-162)[CCLS]	891	L16
L15	(711/118-221)[CCLS]	23669	L15
L14	(711/118-221)![CCLS]	23669	L14
L13	(711/118-221)[CCLS]	23669	L13
L12	(712/205-219, 225-228, 245-248, 233-240)[CCLS]	3827	L12
L11	(712/2-300)[CCLS]	12348	L11
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
L10	l3 and branch$4 near12 predict$5	1	L10
L9	L7 and branch$4 near12 predict$5	14	L9
L8	L7 and branch$4 near12 predict$5	14	L8
L7	L5 near55 (fifo or buffer$1 or register$1) near8 instruction$1	52	L7
L6	L5 near25 buffer$1	7	L6
L5	(concurrent$3 or simultaneous$3 or parallel$5) near8 transfer$5 near8 register near1 file	131	L5
L4	L3 and renam$5	1	L4
L3	5488729.pn.	2	L3
L2	L1 and (concurrent$3 or simultaneous$3 or parallel$5) near7 issu$5	175	L2
L1	renam$5 and bypass$5 and instruction$1 near7 (fetch$5 or prefetch$5)	729	L1

END OF SEARCH HISTORY

Results for "(((buffer, fifo*) <near/5> instruction* <and> (fetch*, prefetch*) <and> issu*)&l..." e-mail

Your search matched **8** of **1373978** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

» Search Options

View Session History

New Search

Modify Search

(((buffer, fifo*) <near/5> instruction* <and> (fetch*, prefetch*) <and> issu*)<in>metad Search

Check to search only within this results set

Display Format: Citation Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

view selected items Select All Deselect All

1. **Using virtual load/store queues (VLSQs) to reduce the negative effects of reordered memory**
   Jaleel, J.; Jacob, B.;
   High-Performance Computer Architecture, 2005. HPCA-11. 11th International Symposium on
   12-16 Feb. 2005 Page(s):191 - 200
   Digital Object Identifier 10.1109/HPCA.2005.42
   AbstractPlus | Full Text: PDF(200 KB) IEEE CNF
   Rights and Permissions

2. **An approach for implementing efficient superscalar CISC processors**
   Hu, S.; Kim, I.; Lipasti, M.H.; Smith, J.E.;
   High-Performance Computer Architecture, 2006. The Twelfth International Symposium on
   11-15 Feb. 2006 Page(s):41 - 52
   Digital Object Identifier 10.1109/HPCA.2006.1598111
   AbstractPlus | Full Text: PDF(789 KB) IEEE CNF
   Rights and Permissions

3. **The impact of resource partitioning on SMT processors**
   Raasch, S.E.; Reinhardt, S.K.;
   Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings. 12th Internati
   27 Sept.-1 Oct. 2003 Page(s):15 - 25
   Digital Object Identifier 10.1109/PACT.2003.1237998
   AbstractPlus | Full Text: PDF(320 KB) IEEE CNF
   Rights and Permissions

4. **An instruction set and microarchitecture for instruction level distributed processing**
   Ho-Seop Kim; Smith, J.E.;
   Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on
   25-29 May 2002 Page(s):71 - 81
   Digital Object Identifier 10.1109/ISCA.2002.1003563
   AbstractPlus | Full Text: PDF(378 KB) IEEE CNF
   Rights and Permissions

5. **Using rewriting rules and positive equality to formally verify wide-issue out-of-order micropi reorder buffer**
   Velev, M.N.;
   Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings
   4-8 March 2002 Page(s):28 - 35
   Digital Object Identifier 10.1109/DATE.2002.998246

AbstractPlus | Full Text: PDF(253 KB) IEEE CNF
Rights and Permissions

6. **Power efficient instruction cache for wide-issue processors**
Badulescu, A.-M.; Veidenbaum, A.;
Innovative Architecture for Future Generation High-Performance Processors and Systems, 2001
18-19 Jan. 2001 Page(s):12 - 15
Digital Object Identifier 10.1109/IWIA.2001.955192
AbstractPlus | Full Text: PDF(304 KB) IEEE CNF
Rights and Permissions

7. **Next cache line and set prediction**
Calder, B.; Grunwald, D.;
Computer Architecture, 1995. Proceedings. 22nd Annual International Symposium on
22-24 Jun 1995 Page(s):287 - 296
AbstractPlus | Full Text: PDF(1056 KB) IEEE CNF
Rights and Permissions

8. **In-cache pre-processing and decode mechanisms for fine grain parallelism in SCISM**
Vassiliadis, S.; Blaner, B.; Eickemeyer, R.J.; Phillips, J.; Malik, N.;
Computers and Communications, 1993., Twelfth Annual International Phoenix Conference on
23-26 March 1993 Page(s):91 - 97
Digital Object Identifier 10.1109/PCCC.1993.344479
AbstractPlus | Full Text: PDF(700 KB) IEEE CNF
Rights and Permissions